32-5003-E
MANUAL
of Operating & Maintenance
Procedures
for

Digital Multimeter Model 3500



2576 WREN RD. SALT Læke cety

84117-5436

32-5003-E
MANUAL
of Operating & Maintenance
Procedures
for

Digital Multimeter Model 3500

COPYRIGHT 1978 DATA PRECISION CORPORATION

PROPRIETARY NOTICE

The information contained in this publication is derived in part from proprietary and patent data of the Data Precision Corporation. This information has been prepared for the express purpose of assisting operating and maintenance personnel in the efficient use of the Model 3500 Digital Multimeter, and publication of this information does not convey any rights to reproduce it or to use it for any purpose other than in connection with the installation, operation, and maintenance of the equipment described herein.



Model 3500 Digital Multimeter

CONTENTS

1. INTRODUCTION

- 1.1 Tri-Phasic A/D Conversion Cycle
- 1.2 Isopolar Referencing
- 1.3 Ratiohmic Resistance Measurement
- 1.4 Inherent Noise Rejection
- 1.5 Ultraguarding
- 1.6 Digital Interfaces
- 1.7 Conversion Rate
- 1.8 Ranging and Overrange
- 1.9 Input Characteristics
- 1.10 Ratio Mode
- 1.11 Externally Triggered Mode
- 1.12 Display Specifications

2. OPERATION

- 2.1 Unpacking
- 2.2 Operating Controls and Indicators
- 2.3 Power Connections
- 2.4 Guard Connections
- 2.5 Ranging
- 2.6 Zeroing
- 2.7 Voltage Measurements
- 2.8 Voltage Measurements (Ratio)
- 2.9 Resistance Measurement
- 2.10 Remote Operation

3. CALIBRATION

- 3.1 Calibration Verification
- 3.2 Preliminary Set Up Conditions
- 3.3 Calibrating Equipment
- 3.4 Access to Calibration Adjustments
- 3.5 Calibrating Sequence
- 3.6 DC Voltage Measurement Mode

- 3.7 Resistance Measurement Mode
- 3.8 AC Voltage Measurement Mode
- 3.9 Ratio DC Voltage Measurement Mode
- 3.10 Post Calibration

4. PRINCIPLES OF OPERATION

- 4.1 General
- 4.2 System Block Diagram
- 4.3 Signal Conditioning Block
- 4.4 Tri-Phasic A/D Converter Block
- 4.5 Trigger Generator and Clock
- 4.6 Decade Counter Chain, Latch, and Decoder
- 4.7 Ranging
- 4.8 Power Supply Block
- 4.9 Detailed Operation
- 4.10 Signal Conditioning Details
- 4.11 Ratiohmic Resistance Input Conditioning Details
- 4.12 A/D Converter Details
- 4.13 Trigger Generator and Counter
- 4.14 Ranging

5. MAINTENANCE

- 5.1 General
- 5.2 Parts Grouping and the Test Stand-Off Grid
- 5.3 The Troubleshooting Flow Chart
- 5.4 Using the Troubleshooting Flow Chart Parts Lists

6. REFERENCE SCHEMATICS

- 6.1 Signal Conditioning Schematic
- 6.2 A/D Converter Schematic
- 6.3 Counter and Display Schematic
- 6.4 Ranging Schematic
- 6.5 Power Supply Schematic

INTRODUCTION

The Model 3500 is a 5-1/2 digit wide-range digital multimeter, using improved second-generation features of the innovative Tri-Phasic TM design first introduced by Data Precision in the Series 2500 Multimeters. The Model 3500 DMM provides a choice of either completely autoranging voltage measurements from 1 microvolt to 1 kilovolt and resistance down to a resolution of 1 milliohm, or direct manual range control.

The instrument features:

Tri-Phasic TM A/D Conversion,
Iso Polar TM Reference Generation, and
Ratiohmic TM Resistance Measurements

1.1 TRI-PHASIC A/D CONVERSION CYCLE

The Tri-Phasic technique dramatically reduces three of the four major sources of error in conventional DVM circuits; zero offset and offset drift; resistance tolerance and drift; and ramp-time-constant tolerance and drift. In the first phase of operation, automatic zero-setting occurs. . . automatically updating an error-integrator/memory circuit, every conversion cycle. In the second phase, the analog input is integrated in a differential integrator, one input of which is the stored error, eliminating the offset and drift components from the integrated output. The time constant of the integrator is not an accuracy-determining factor; indeed, NO COMPONENT OR PARAMETER IS ACCURACY-DETERMINING, EXCEPT THE REFERENCE VOLTAGE STANDARD (and the range-divider resistor ratios, used only on the higher ranges). Finally, in the third phase, the conversion to digital format occurs, returning the integrator to its original zero state, through the original time constant.

1.2 ISOPOLAR REFERENCING

Isopolar Referencing for ultimate standardization at low cost. The Isopolar reference circuit (U.S. patent #3750146) achieves an order-of-magnitude improvement over the conventional zener-diode/inverting-amplifier reference schemes used in most high-performance DMM's. Only ONE zener element is used, regardless of the polarity

of the measured voltage. . . a premium-grade, cycleaged, ultra-stabilized component. It is driven from a highly regulated current source, and housed in a thermally regulated oven. The zener voltage is REACTIVELY coupled to the A/D converter, and isolated from the power-line and digital return grounds, thus preserving the guarded/isolated characteristics of the analog "front-end". Because there is no polarity-inverter error, tracking uncertainty is eliminated. The resultant temperature stability is better than 1PPM/OC, and the ultimate stability fully supports the 6-month rated calibration interval.

1.3 RATIOHMIC RESISTANCE MEASUREMENT

Data Precision pioneered the use of a new approach to resistance measurement (patent applied for), in which the unknown is made part of a RATIO SET, and the excitation of the unknown is a SELF-DETERMINED fraction of the reference standard, simply and passively derived. In this new Ratiohmic approach, reference drift does not affect accuracy, and the instrument combines the inherent accuracy of the ratio set with ultra-high sensitivity.

In addition, the Model 3500 DMM incorporates many high performance capabilities that enhance its usefulness in a wide range of measurement applications. These include:

1.4 INHERENT NOISE REJECTION

In addition to a broadband power-line filter, the Model 3500 design provides exceptionally effective normal-mode rejection inherent in the integrator design. All noise components at frequencies that are integral multiples of 10Hz (i.e., 10Hz, 20Hz, 30Hz, 40Hz. . .etc.) are averaged to zero in the signal integration phase of the tri-phasic conversion. The normal mode rejection is 80dB at 50Hz.

1.5 ULTRAGUARDING

All of the front-end and analog circuits in a Model 3500 are grouped on a compact, electrostatically guarded sector of the main circuit card. This sector contains its own power-supply and regulator supply, which are powered by an isolated, electrostatically guarded winding on the main power transformer, which is TRIPLE-shielded. Input, logic, control, and output interfaces are all effectively isolated. . . many by pulse-transformer coupling.

1.6 DIGITAL INTERFACES

Control and state signals in the Model 3500 are brought to rear-panel connectors, for use in automated control, test, and computing systems applications. Latched BCD data are brought out through standard DTL/TTL interface circuits, and are valid up to the next updating conversion. This permits asynchronous printing, recording, and/or display. These outputs are completely isolated from signal ground, to prevent analog/digital interaction.

RANGE CONTROLS are brought out for remote command, by computer or programmer logic levels, or by remote manual switches. TRIGGER CONTROLS are brought-out, for both remote triggering, and remote trigger inhibiting.

FUNCTIONAL CHARACTERISTICS

1.7 CONVERSION RATE

The longest conversion required is 250 milliseconds. The reading rate when externally triggered may be any rate up to 4 per second. The internally triggered conversion rate is set at 3.3 per second.

1.8 RANGING AND OVERRANGE

The Model 3500 provides both automatic ranging and local or remote manual ranging. Local ranging is by push-button selection. A full 20% overrange, at full accuracy, is provided on all ranges below 1000V.

1.9 INPUT CHARACTERISTICS

In the voltage modes, the input is a true-differential-floating circuit: HIGH/LOW/GUARD. In the ohms mode, a true 4-wire connection is provided: Five standard front-panel binding posts are provided as input connectors for all modes. (Rear-panel input-connector option is described below).

1.10 RATIO MODE (FRONT PANEL)

The 3-wire format of the Model 3500 in ratio mode establishes a correct sense of the ratio and eliminates a ground-loop error path. Ratio polarities are direct-reading. In this mode, the external reference voltage (1 to 11V "source" positive with respect to "sink") is applied to the REFERENCE binding posts, and the input voltage is applied to the HI and LO front panel inputs.

1.11 EXTERNALLY TRIGGERED MODE

In the External Trigger mode, a positive pulse having a duration> 1μ sec and <100 millisec, and an amplitude between +2.4V and +5.5V applied to the rear-panel trigger-input terminal, will initiate a single conversion cycle. The resultant reading will be stored and displayed until a new trigger pulse has been received, and a new conversion has been accomplished. . .or until the instrument has been returned to the automatic-triggering mode. Maximum trigger rate, 4 per second for 120% full-scale conversion.

1.12 DISPLAY

1/2" high 7 segment planar premium longlife glow-tube indicators provide numerical display and a polarity symbol, plus overrange indication and automatically positioned decimal point. On manually selected ranges, blinking occurs when the selected range is exceeded. In automatic ranging mode, the meter will automatically select the correct range. Display storage is provided until a new reading (conversion) has been accomplished. . . therefore, the display is steady except for instantaneous transitions to new readings.

STANDARD OPTIONS

OPTION A3: INPUT CABLE. 60" 3-wire cable assembly extends input connections to point of measurement.

OPTION A4: REAR-PANEL INPUT CONNECTOR. Miniature 5-pin connector duplicates front-panel input terminals. Furnished with mating plug.

OPTION A5: RACK-MOUNTING KIT. Specify left or right for DVM. Converts unit to standard 19" x 3 1/2" EIA rack-panel mountings.

OPTION A5/1: DUAL RACK MOUNT. For two Model 3500's or for one Model 3500 and another half-rack instrument.

OPTION A6: MATING CONNECTOR FOR BCD OUTPUT

OPTION A7: CURRENT SHUNT SET. 1mA to 1000mA,

AC & DC

Accuracy*: 1mA, 10mA Ranges: ± 0.1% rdg.

100mA, 1000mA Ranges: + 0.15% rdg.

Temperature Coefficient*: 1mA, 10mA

Ranges: ±0.01%rdg./°C

100mA amd 1000mA

Ranges: $\pm 0.02\%$ rdg./ $^{\circ}$ C

*In addition to the basic specifications of the Model 3500.

Dimensions: 3" high, 5 1/4" wide, and 3" deep.

SCOPE OF INSTRUCTION MANUAL FOR MODEL 3500

This Instruction Manual for Model 3500 DMM contains the general description, principles of operation, operating and maintenance procedures, reference schematics, and parts lists.

The Terms "TRI-PHASIC", "ISOPOLAR", and "RATIOHMIC" are registered trademarks of Data Precision Corporation, and are used to describe proprietary circuits, for which patent applications have been made, or patents have been granted.

NOTICE

The information contained herein is derived in part from proprietary and patent data of the Data Precision Corporation and its presentation in this Instruction Manual is solely for the assistance of equipment operating and maintenance personnel. Publication of this information does not convey any rights to reproduce or to use the information for any purpose other than in connection with the installation, operation, and maintenance of the equipments described herein.

DMM MODEL 3500 SPECIFICATIONS

DC VOLTS				
NOMINAL RANGE	OVERRANGE	RESOLUTION	IMPEDANCE	MAXIMUM VOLTAGE
+.100000	+.119999	$1_{\mu}\mathrm{V}$	>1,000 megohms	<u>+</u> 1000V
+ 1.00000	+ 1.19999	$10\mu\mathrm{V}$	>1,000 megohms	<u>+</u> 1000V
+ 10.0000	+ 11. 9999	$100\mu\mathrm{V}$	>1,000 megohms	<u>+</u> 1000V
+ 100.000	+ 119.999	1m V	10 megohms	<u>+</u> 1000V
	+ 1000.00	10m.V	10 megohms	<u>+</u> 1000V
+ 1000.00	± 1000.00			

ACCURACY

4 upper ranges, including overrange

24 hours, $23^{\circ}C \pm 1^{\circ}C$ 6 months, $23^{\circ}C \pm 5^{\circ}C$ $\pm 0.004\%$ rdg. $\pm 0.001\%$ f.s. ± 1 1.s.d. $\pm 0.007\%$ rdg. $\pm 0.001\%$ f.s. ± 1 l.s.d.

lowest range:

24 hours, 23°C <u>+</u> 1°C 6 months, -23°C ± 5°C $\pm 0.005\%$ rdg. $\pm 0.003\%$ f.s. ± 1 1.s.d. $\pm 0.008\%$ rdg. $\pm 0.003\%$ f.s. ± 1 1.s.d.

VOLTAGE COEFFICIENT (Generally applicable only on highest range)

Add + 0.00001% rdg./Volt

TEMPERATURE COEFFICIENT (0°C to 50°C)

4 upper ranges: (+0.001% rdg. +0.0002% f.s.)/°C

lowest range:

 $(\pm 0.001\% \text{ rdg. } \pm 0.0005\% \text{ f.s.})/^{\circ}\text{C}$

COMMON-MODE REJECTION RATIOS (minimum):

at DC, 160dB with 1000 Ohm source-impedance unbalance at $60 \mathrm{Hz}$, $120 \mathrm{dB}$ with 1000 Ohm source-impedance unbalance

COMMON-MODE VOLTAGE: 400V DC (or Peak AC) maximum.

NORMAL-MODE REJECTION RATIO: 80dB at 50Hz and every 10Hz increment thereafter

AC VOLTS		
	OVERRANGE	RESOLUTION
NOMINAL RANGE	SHEET WILL AND	1.37
. 100000	.119999	$1\mu \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$
	1.19999	$10 \mu V$
1.00000	11 0000	$100 \mu V$
10.0000	11.9999	
100.000	119.999	1mV
100.000	1000.00*	10mV
1000.00*	1000.00	

^{*}See maximum voltage limitation, below

INPUT IMPEDANCE (all ranges): 1 megohm in parallel with 100pF or less.

SENSING & CALIBRATION: True-Average sensing calibrated in RMS of sinewave.

ACCURACY (6 months, 23° C $\pm 5^{\circ}$ C):

FOUR UPPER RANGES

. 1V RANGE

at 30 Hz	\pm 1% rdg. \pm 0.02% f.s.	$\pm 1\%$ rdg. $\pm 0.1\%$ f.s.
50Hz - 1kHz	\pm 0.05% rdg. \pm 0.02% f.s.	$\pm 0.05\%$ rdg. $\pm 0.1\%$ f.s.
10kHz	\pm 0.2% rdg. \pm 0.02% f.s.	\pm 0.2% rdg. \pm 0.1% f.s.
100kHz	\pm 1% rdg. \pm 0.05% f.s.	$\pm 1\%$ rdg. $\pm 0.5\%$ f.s.

TEMPERATURE COEFFICIENT (0°C to 50°C, all ranges):

Four Upper Ranges:

1kHz - 10kHz $(\pm (0.005 \times freq. in kHz) \% rdg.$ $\pm 0.02\% f.s.)/^{O}C$ 10kHz - 100kHz $(\pm 0.05\% rdg. \pm 0.02\% f.s.)/^{O}C$

MAXIMUM INPUT VOLTAGE (sinewave RMS):

30Hz to 10kHz: 700V

above 10kHz: Decreases linearly to 100V at 100kHz

SETTLING TIME (to settle within \pm 0.05% of final reading for a full-scale step input): 2.5 seconds

OHMS			
NOMINAL RANGE	OVERRANGE	RESOLUTION	MAX. TEST CURRENT
. 100000k 12	. 119999k (2	1 milliohm	1mA
1. 00000k Ω	1. 19999k Ω	10 milliohms	1mA
10.0000k Ω	11. 9999k Ω	100 milliohms	$100 \mu A$
100.000kΩ	119. 999k Ω	1 Ohm	$10\mu\mathrm{A}$
1000.00kΩ	1199.99k Ω	10 Ohms	1μΑ
10000.0kΩ	11999. 9k \lambda	100 Ohms	0.1μΑ

CONFIGURATION: True four-wire.

MAXIMUM OPEN CIRCUIT VOLTAGE: 6.2 Volts.

ACCURACY (6 months, $23^{\circ}C \pm 5^{\circ}C$):

 $\begin{array}{lll} . \ 1 \& \Omega \ \text{range} & \pm \ 0.008\% \ \text{rdg.} \ \pm 0.003\% \ \text{f.s.} \ \pm 1 \ \text{l.s.d.} \\ 1 \& \Omega \ 1 \otimes \Omega \$

TEMPERATURE COEFFICIENT (0°C to 50°C):

 . $1k\Omega$ range
 $(\pm 0.001\% \text{ rdg.} \pm 0.001\% \text{ f.s.})/^{\circ}C$
 $1k\Omega/10k\Omega/100k\Omega$ ranges
 $(\pm 0.001\% \text{ rdg.} \pm 0.0004\% \text{ f.s.})/^{\circ}C$
 $1 \text{ meg}\Omega$ range
 $(\pm 0.005\% \text{ rdg.} \pm 0.0004\% \text{ f.s.})/^{\circ}C$
 $10 \text{ meg}\Omega$ range
 $(\pm 0.02\% \text{ rdg.} \pm 0.005\% \text{ f.s.})/^{\circ}C$

SETTLING TIME (to settle to within \pm 0.01% of final reading): in seconds for any resistance = 0.1 +0.3 x resistance in megohms.

Max. Input Voltage: \pm 150V peak, or 115V AC (RMS)

DC RATIO

SELECTED RANGE	NOMINAL RANGE	OVERRANGE	ACTUAL DISPLAY*
.1	+.0100000:1	±.0119999:1	<u>+</u> .119999
1	<u>+</u> .100000:1	<u>+</u> .119999:1	<u>+</u> 1.19999
10	<u>+</u> 1.00000:1	± 1.19999:1	<u>+</u> 11. 9999
100	<u>+</u> 10.0000:1	<u>+</u> 11.9999:1	<u>+</u> 119.999
1000	+ 100.000:1	<u>+</u> 119.999:1	<u>+</u> 1199.99
			do it i toma matic

*Displayed Ratio is 10 time true ratio

ACCURACY:

Lowest Range, 6 months, 23°C ± 5°C:

(± 0.008% rdg. ± 0.003% f.s. ± 1 l.s.d.)x 10

Actual Ref. Voltage

TEMPERATURE COEFFICENT (0°C to 50°C, all ranges):

Upper Ranges: (± 0.001% rdg, ± 0.0002% f.s.)x 10 Actual Ref. Voltage

Lowest Range: $(\pm 0.001\% \text{ rdg.} \pm 0.001\% \text{ f.s.})x \frac{10}{\text{Actual Ref. Voltage}} / {}^{\circ}\text{C}$

VOLTAGE COEFFICIENT OF RATIO: ± 0.00001% rdg/Volt

VOLTAGE RANGE:

Input Signal:

 $0 \text{ to } \pm 1000 \text{V}$

Reference Signal:

+1V to +11V

REFERENCE INPUT IMPEDANCE: 100k

COMMON-MODE REJECTION RATIO: Same as DC Volts

NORMAL MODE REJECTION RATIO: Same as DC Volts

INTERFACE AND APPLICATION SPECIFICATIONS

SIGNAL INTERFACES

DATA OUTPUTS (DTL/TTL compatible) BCD 1-2-4-8 coded, positive true.

Logic ONE: > +2.4V

Logic ZERO < +0.4V sink for 4mA

Polarity output, One = Positive polarity

STATE OUTPUTS (DTL/TTL compatible)

Range in use = ZERO: < +0.4 sink for 4mA

Inactive ranges = ONE: >+2.4V

End of Conversion is transition from ZERO to ONE.

CONTROL INPUTS.

RANGE: Each range is selected by the grounding of the appropriate line, through switch contacts or grounded transistor.

EXTERNAL TRIGGER:

Positive pulse 2.4 volts with a pulse width of $>1\mu$ sec., and <100 msec will initiate a read command. The command will cause the instrument to perform one measurement. The reading will remain in the memory until a new external trigger pulse is initiated.

TRIGGER INHIBIT INPUT (Applying logic "0" inhibits conversion in all trigger modes):

Logic "1" >+2.4V

logic "0" < +0.4V sink for 4mA

INPUT POWER: 105V-125V AC (or 210-250V AC) 47-63 Hz, less than 12 Watts. Line-voltage range is selected by rear panel switch.

ENVIRONMENT

TEMPERATURE RANGES: Operating, 0°C to +50°C
Storage, -25°C to +80°C

HUMIDITY: 95% RH max, 9° C to 40° C 80% RH max, $+40^{\circ}$ C to $+50^{\circ}$ C

OVERALL DIMENSIONS: 3 1/2" high, 8 1/2" wide, and 12" deep, including panel controls and connectors.

 $WEIGHT:\ 8$ pounds net, 14 pounds packed for domestic shipment.

STAND: Adjustable, removable, tilt-up stand provided for best viewing in bench use.

OPERATION

2.1 UNPACKING

The Model 3500 digital multimeter is shipped in a protective packing case containing the following items:

One digital multimeter, with line cord (3-wire) attached

One instruction manual,

One certificate of traceability to NBS Standards,

One warranty card, and

One copy of the test and inspection data for the instrument.

If the carton showed signs of rough handling or damage, inspect the multimeter carefully and report the damage to the shipping company immediately. Fill out the warranty card as directed and return it to the factory.

2.2 OPERATING CONTROLS AND INDICATORS

The front panel controls and indicators are identified in Figure 2-1, and their functions are described in Table 2-1. The rear panel controls are identified in Figure 2-2, and are described in Table 2-2.

2.3 POWER CONNECTIONS

Model 3500 DMM is shipped with the power switch preset for the AC voltage source anticipated in the user area and the setting is recorded on the Test Data Sheet forwarded with the instrument. (In the United States this is 115V.) The AC source selection switch, S201, is located on the rear panel of the DMM, and its setting may be changed, if necessary. Use a small-blade screw driver to set S201 to the proper value as stamped on switch.

2.4 GUARD CONNECTIONS

Instrument construction provides a GUARD circuit connected to the internal shield surrounding the analog and

A/D sections of the instrument and isolated from any analog input or external ground. Prior to any measurement, a proper GUARD connection must be made in order to bring the internal shield as close as possible to the voltage potential of the low side of the input circuit. The low side of the input is separated from internal grounds and is brought out as a front panel connection where it may be connected as required.

The GUARD connection should be made to minimize the common mode currents through the voltage measuring circuit, and it should be connected to the low side as close to the voltage source as possible. If it is not feasible to connect at the source, make the connection between GUARD and the low side of the input at the DMM front panel.

2.5 RANGING

a. Manual Ranging

The DMM is a direct reading instrument in any voltage or resistance range setting, and displays ten times the actual when making Ratio measurement. When any one of the fixed ranges is chosen, the display will automatically indicate correct polarity of high input terminal referred to low (in DC), and will read the input voltage to 5 1/2 significant figures (up to 119999). An out-of-range input signal will result in two effects simultaneously - -

- A 120000 reading on the display (and decimal point).
- A blinking "1" in the most significant digit.
 When the DMM is switched to the correct range, the reading will be steady at less than 120000.

Zero's in the most significant digits indicate that the full scale range may be decreased. Full resolution capability of the instrument is being used when the reading is between 010000 and 119999, 10% to 120% of full scale, with proper decimal point location.

b. Auto Ranging

When AUTO is selected at the front panel, the meter automatically settles at that range where the reading is

Table 2-1

FRONT PANEL CONTROLS AND INDICATORS

NOTE

Complete operating instructions follow the description of controls and indicators.

ig. ef.	Control/ Indicator	Description	Function
	POWER	Push-push switch	Applies power to the DMM from connected source.
	DC	Push switch	Selects DC voltage measurement mode of DMM operation. Is interlocked with other mode selectors; is pushed out when other mode is selected.
c	AC	Push switch	Selects AC voltage measurement mode of DMM action. Is interlocked with other modes so that it is pushed out upon selection of another mode.
1.	kΩ	Push switch	Selects resistance measurement mode of DMM operation. Is interlocked with other modes so that it is pushed out upon selection of another mode.
5.	Vx	Two 5-way binding posts	Connection for input voltage, AC or DC, or resistance.
6.	Rx	Two 5-way binding posts	Current source and sink terminals for resistance connection. Connection for voltage ratio reference Input.
7.	GUARD	One 5-way binding post	External connection to guard shield.
8.	DISPLAY	7-segment planar indicators	Displays digital readout for a maximum of 120000. Decimal point is selected automatically and indicates value of a direct reading. Sign is displayed automatically when in DC measurement mode.
9.	RANGE .1 1 10 100 1K 10K	Push switch for manual range selection	Selects value of full scale range to be used by DMM in measuring input. Is interlocked so that only one may be in at a time. $10 \mathrm{K}$ for use with $\mathrm{K}\Omega$ function only.
10.	AUTO	Push switch for automatic range selection	Initiates DMM operation to locate range for which the input signal will be measured between 10% and 120% of full scale.
11.	RATIO	Push switch	Selects RATIO measurement mode of DMM operation. It is not interlocked with other modes and must be depressed to release. Used in conjunction with DC button for DC/DC RATIO or AC button for AC/DC RATIO.




Figure 2-1 Model 3500 Front Panel Controls and Indicators




Figure 2-2 Model 3500 Rear Panel Controls and Indicators

Table 2-2

REAR PANEL CONTROLS AND INDICATORS

Fig. Ref.	Control/ Indicator	Description	Function
1.	POWER CORD	3-conductor cord	Connects source power to instrument.
2.	FUSE	Receptacle and holder	For a 2/10 amp slow-blow line fuse.
3.	REMOTE	PC Connector	Provides digital output of measured value, indicates selected range of operation, and provides input for remote control of range and remote triggering of DMM operations. (See Table 2-3).
4.	LINE VOLT AGE SWITCH	115/230V switch	Connects proper transformer voltage taps so that Series 2000 will work in user area.

between 10% and 120% of full scale. This is accomplished in a sequence of conversions, after each of which the range sensing circuit performs a decision-function analysis and switches the range scale until the correct one is chosen.

Decimal point indications on the display follows each range change to update the display for direct reading results.

2.6 ZEROING

In all modes of operation, Model 3500 DMM instruments self-adjust for zero, and no zero-adjustment is required.

NOTE

If no input is connected to the instrument and a sensitive range is selected, spurious readings may appear because of the high impedance input. These are of no consequence and do not indicate any incorrect performance when the instrument is properly connected for use.

2.7 VOLTAGE MEASUREMENTS

a. General

The same procedure is used in AC voltage and DC voltage measurements. Precautions to avoid pickup and stray signals should be strictly observed because high frequency spurious inputs may be mistaken for acceptable signals in the AC measuring mode. Refer to paragraph 2.4 for information on GUARD connection. If possible, enclose both input leads in a shield and connect the shield to GUARD at the instrument end, and to the low side of signal at the source end.

b. Procedure

(See paragraph 2.8 for Ratio.)

- Select appropriate voltage measurement mode, AC or DC.
- Connect input circuit to Vx (Figure 2-3).
 (Link A and B may be left in place).
 - 3. Make appropriate GUARD connections.
- 4. a) If using Manual Ranging (paragraph 2.5 a.), select most sensitive range that does not cause DMM to indicate an overrange condition. This will utilize full 5 digits of DMM resolution capability.




Figure 2-3. Voltage Measurement Connections

b) If using Auto Ranging (paragraph 2.5 b.), wait until display stabilizes at on-scale range before reading.

c. Waveform and Error Comments - AC Mode

In measuring input AC voltages, the DMM circuitry blocks any incoming DC, and the instrument operates within specification accuracy for any superimposed DC voltage up to 500 volts. The DMM measures the average value of one-half cycle of the resulting AC waveform, and calibrates the output display in RMS of an equivalent sine wave. (For further explanation, turn to paragraph 4.3)

2.8 VOLTAGE MEASUREMENTS (RATIO)

a General

The Model 3500 DMM will measure the ratio of any AC or DC voltage within normal operating limits referenced to an external DC reference voltage between +1 volt and +11 volts. The displayed ratio value will be 10 times the true ratio.

b. Procedure

- $\mbox{1. Press RATIO push button at Front Panel} \label{eq:press_ratio} \mbox{(Figure 2-1).}$
 - 2. Select appropriate AC or DC mode.
 - 3. Select appropriate manual range or auto range.
- 4. Install links as shown in Figure 2-4. (Link B may be omitted.)
- 5. Connect voltage input signal to the front panel Vx connectors as in Figure 2-4.
- 6. Connect the reference voltage input signal to the front panel Rx connectors as shown in Figure 2-4.




Figure 2-4. DMM Connections for RATIO Measurement

7. Read output after display is stable. Divide by 10 to obtain true ratio of unknown to known reference. Sign of display reading will indicate relative polarity of applied voltages for DC inputs.

2.9 RESISTANCE MEASUREMENT

a. General

The Model 3500 DMM measures any resistor between .119999 $k\Omega$ full scale and 11.9999 megohms full scale and offers full four-wire measurement capability to achieve the specified accuracy. For rapid measurements, where extreme accuracy is not necessary, the convenience of two-wire resistance measurements is also afforded.

b. Four-Wire Measurements

- Select kΩ measurement mode.
- Connect the Vx terminals to inner connection points, A, of the unknown resistor as shown in Figure 2-5.
- 3. Connect the current source and sink to the outer connection points, B, of the unknown resistor as shown in Figure 2-5.
- 4. Connect guard to the low side (current sink) of the circuit as shown in Figure 2-5.
- 5. Select appropriate autorange of manual range switch for expected resistance. Note that highest range of 10K kilohms = 10 megohms is available in resistance measurement mode.
- 6. Observe display. As soon as decimal point location is stable, a correct reading may be made. An over range condition will result in a blinking indication as in voltage measurements (see paragraph 2.5a).




Figure 2-5. Four-Wire Resistance Measurement

7. When measuring high resistance values, it is desirable to shield the resistor through to the connections A and B to reduce the effects of any spurious voltage.

c. Two-Wire Measurements

When making two-wire resistance measurements, connect the unknown resistance and the current source and sink to the connection points as shown in Figure 2-6. Perform the measurement as in steps 4. through 7. in paragraph 2.9a above. (Links must be connected as shown.)

2.10 REMOTE OPERATION

a. Set-Up

To obtain remote control and to transmit data from Model 3500 DMM - -

- Prepare a cable with 44-pin connector VIKING 2VK22D/1-3 or equivalent, and cabled as shown in Table 2-3.
- 2. Remove protective covering from the PC Board connector at Rear Panel and connect cabled connector.




Figure 2-6 Two-Wire Resistance Measurement

b. Output Signals Specifications and Applications

 Data Output - Parallel format of five binarycoded decimal digits and sign are transmitted with DTL/ T²L compatibility. Logic is positively true:

Logic "1"> +2.4V

Logic "0"< +0.4V sink for 4mA

Polarity positive is logic "1".

Signals remain as latched on output lines between conversions.

2. Range scale in use is indicated by logic "0". Inactive ranges are logic "1" 's.

(Decimal point is determined and indicated by range in use.)

- 3. Completion of the conversion (EOC) is indicated by an internal control signal, and is followed immediately by the update of the Display. The availability of updated data is indicated by the READOUT signal on connector tab 14. Valid data outputs are available after the rising edge of the READOUT waveform.
- 4. Overload A zero logic level on this line indicates the input of a signal more than 120% of the selected full scale range, necessitating a range change. This output thus serves to indicate existence of incorrect data on the output lines and may be used to inhibit input of incorrect data to receiving printers, computers, etc. It also transmits a short negative pulse at EOC.

c. Remote Control

1. Conversion - In order to exercise a remote control of the conversion, two signals are required:
ENABLE, a low level on terminal J to inhibit the internal triggering, and EXT. TRIGGER, a 2.4V positive pulse between 1µsec and 100 milliseconds wide applied to terminal 21. The Model 3500 DMM will make one conversion and hold the displayed value for each such EXT TRIGGER pulse. The displayed value is also available in BCD format on the output lines (Table 2-3) and remains at the measured value until modified by the succeeding conversion. The A high level on terminal 14, READ OUTPUT, indicates the existence of valid data on the output lines.

- 2. Hold The measured value may be retained on the display (and in BCD format on the output lines) while on internal trigger, by merely applying a logic "0" (low level) on the ENABLE input, terminal J of the rear panel connector, and applying a low level signal (ground or logic) to connector tab 21 (EXT TRIG).
- 3. Range Range scale may be selected from a remote source by applying a logic "0" level at the designated terminal shown in Table 2-3. If the range scale is not externally selected, the appearance of a low level on these terminals indicates the range scale for the measurement value in BCD format on data output lines. Make sure all Range buttons are out.

Table 2-3

REMOTE CONTROL/OUTPUT CABLE			
A Ground	1 Ground		
в 10 ¹	2 8		
C 8,000	3 4		
D 4,000	4 2		
E 2,000	5 1 4		
F 1,000	6 104		
н 100	7 80		
J Enable	8 40		
K NC	9 20		
L NC	10 10		
M NC	$\frac{11}{10^3}$		
N 800	12 NC		
P 400	13 NC		
R 200	14 Read Output		
S 100	15 80,000		
T 10 ²	16 40,000		
U NC	17 20,000		
V NC	18 10,000		
W NC	19 100,000		
x 10 ⁻¹	20 +		
Y Overload	21 Ext. Trig.		
Z Ground	22 Ground		

Chapter 3

CALIBRATION

Data Precision Model 3500 Digital Multimeter is extremely precise and stable. The 6-month accuracy should last for longer than the specified period. It is advisable to check the instrument periodically. When doing so, follow all procedures carefully and observe all precautions.

3.1 CALIBRATION VERIFICATION

Data Precision Corporation recommends establishing and maintaining a performance history log. Transfer the certified factory performance test data as the initial entry. In order to have a locally available test performance for comparison, it is suggested that the instrument be tested against an available standard as soon as it is unpacked and the test results be recorded at that time. The instrument should be checked thereafter at least every six months.

3.2 PRELIMINARY SET UP CONDITIONS

- a. Establish a solid ground connection from the case to the power source ground. If the third wire of the three-wire power cord does not carry through to main power ground, ground the meter case with a clip lead attachment.
- b. Accuracy of standards used to calibrate the multimeter should be verified before recalibrating the instrument. Errors of standards should be no worse than 20% of the tolerances specified for the multimeter.

3.3 CALIBRATING EQUIPMENT

The following equipment is recommended for use when called out in the calibration procedure. Substitute units may be employed provided they meet the accuracy characteristics specified below.

Fe ature U nder Test	Standard Type Model No.	Accuracy Requirements
DC Volts Measurement	COHU/Model 355	10V range \pm .001% rdg +2 μ V 100V range \pm .001% rdg +20 μ V 1000V range \pm .001% rdg +40 μ V 1000V range \pm .001% rdg +40 μ V
AC volts	HP/Model 745A and 746A	1mV to 100V: 50Hz-20kHz ± .02% rdg ± .002% range ± 10 µV 20Hz-100kHz ± .05% rdg ± .005% range ± 50 µV 100V to 1000V: 50Hz-20kHz ± .04% rdg 20Hz-50kHz ± .08% rdg
Resistance	JULIE NB-102-100Ω (.001%) JULIE/DMR-105A (.001%) JULIE/NB-106-1M (.0015%) JULIE/NB-107-10M (.003%)	1 kilohm to 10 megohm ± .001% in decades

Table of Recommended Calibrating Equipment

3.4 ACCESS TO CALIBRATION ADJUSTMENTS

All calibration adjustments are accessible after the top cover has been removed (see Figure 3-1). The actual calibration potentiometers are mounted on the circuit board, but may be reached through an opening provided in the guard shield. A summary table of the Calibration Procedure is located on the inside top cover of the instrument.

CAUTION

Do not remove the Guard during Calibration Process.

3.5 CALIBRATING SEQUENCE

Perform the calibration in the following sequence of measurement modes:

- 1. DC Voltage Measurement Mode
- 2. Resistance Measurement Mode
- 3. AC Voltage Measurement Mode
- 4. Ratio Measurement Mode.

3.6 DC VOLTAGE MEASUREMENT MODE

Depress "ON" switch; wait one hour for calibration.

- a. Zero Adjust: R300, R45, R46
 - 1. Select DC Volts Mode
 - 2. Select . 1V Full Scale
 - 3. Connect shorting bar across input, Vx
 - 4. Adjust R300 for + 0.00000 display value
 - 5. Set range to 10V Full Scale
 - 6. Connect 10-megohm (approx) resistance across

input Vx

- 7. Adjust R45 for + 0.00000 display value
- 8. Connect shorting bar across input Vx
- 9. Adjust R46 for + 0.00000 display value
- 10. Repeat steps 6 through 9 as necessary.

b. Balance Adjust: R83

- 1. Set Range to 1V Full Scale
- 2. Apply 1V (approx) to input Vx
- 3. Read display, Record.




Figure 3-1 Location and Identification of Calibrating Adjustments

- 4. Reverse input polarity. Record
- 5. Adjust R83 until values of step

step 3. and 4. are exactly same on display

6. Repeat steps 3 through 5 as necessary.

c. Reading Adjustments

For each full scale range, apply positive full scale voltage and adjust the appropriate potentiometer for full scale value on the display.

Set F.S. Range to	Adjust	For reading of
1) 1-Volt Range	R87	+1.00000
2) .1-Volt Range 3) 10-Volt Range	R17 R51	+. 100000 +10.0000
4) 100-Volt Range	R43	+100.000

3.7 RESISTANCE MEASUREMENT MODE

Turn unit "ON". Depress KΩ mode switch.

NOTE

Calibration is accomplished using the 4-wire resistance set-up (Figure 2-5). Adjust until display reads known value of resistor.

Set F.S. Range to	Range Switch	Connect R Value of ohms	Adjust	For Reading of
1 k ohm	1	1.00000 k	R30	1.00000
10 k ohm	10	10.0000 k	R32	10.0000
100 k ohm	100	100.000 k	R34	100.000
1,000 k ohm	1k	1.00000 M	R38	1000.00*
10k k ohm	10k	10.000 M	R36	10000.0*

^{*}Noise may obliterate last decade.

3.8 AC VOLTAGE MEASUREMENT MODE

NOTE

Connect LO voltage input to Guard. Check signal source to assure that it is free of harmonics.

- a. Select AC-Volt Mode
- b. Zero Adjust: R59
 - 1. Select 100V full scale range
 - 2. Connect shorting bar across Vx
 - 3. Adjust R59 for display reading of 000.000
- c. Low Frequency Full Scale Adjustments

At a frequency of appriximately 100 Hz, apply the designated voltage to terminals Vx, and adjust the appropriate calibrating potentiometer for the indicated display reading.

Set F Range	1	AS Adjust	For Reading of	
1	1.00000	R69	1.0000	
10	10.0000	R73	10.000	
100	100.000	R75	100.00	
1K	500.00	R78	0500.0	

d. High Requency Full Scale Adjustments

Change frequency of signal generator to approximately 50 kHz, apply the designated voltage to terminals Vx, and adjust the designated calibrating adjustment for the designated display reading. Use insulated H.F. type tweeking tool.

Set F.S. Range to	Apply VRMS to Vx	Adjust	For Reading of	Tourness
1K	0200.00	C9	0200.0	
100	100.000	C30	100.00	
10	10.0000	C28	10.000	
1	1.00000	C27	1.0000	

3.9 RATIO DC VOLTAGE MEASUREMENT MODE

- a. Select DC voltage and push the RATIO button at the front panel.
- b. Apply full scale (+10V DC) simultaneously to the Vx input and to the Rx input in parallel to front panel.
- c. Adjust calibrating potentiometer R86 for a reading of +10.0000.

3.10 POST-CALIBRATION

As calibration is completed, enter data below and initial. Turn off power. Reassemble unit by replacing cover.

DATE	CALIBRATION RECORD
\vdash	

Chapter 4

PRINCIPLES OF OPERATION

4.1 GENERAL

The principles of operation of Model 3500 DMM are presented in two main subdivisions. Initially, in paragraph 4.1 through 4.6, the functional performance of each of the major subsystems is presented in brief. This is intended to provide an understanding of the general function of the unit: of how the different types of input signals are processed through to the display in the various modes of operation. The remainder of Section 4 contains detailed circuit explanations. Such material is useful for further study and understanding of the instrument operation and for detailed corrective maintenance, but may be omitted until needed without detracting from the effective use of the Model 3500 DMM.

4.2 SYSTEM BLOCK DIAGRAM

In its simplest form, the DMM is represented by the Block Diagram of Figure 4-1. The system consists of an input Signal Conditioning block, followed by the TRI-PHASIC TM Analog to Digital (A/D) Converter block, whose decoded outputs are driving signals for the Timing and Display block. The Timing & Control block and two Power Supply blocks complete the unit.

The major blocks in Figure 4-1 physically comprise the following:

Analog Block Diagram
(Figure 4-2)
Digital Block Diagram
(Figure 4-3),




Figure 4-1. Simplified Block Diagram

The analog portion of the TRI-PHASIC A/D converter accomplishes the conversion in the three phases of (1) self zeroing, (2) unknown integration, and (3) reference integration, the latter two compensated by the stored value of compensating offset.

In the Analog Block Diagram (Figure 4-2), one of the three signal conditioning blocks (for Resistance, DC Volts, and AC Volts measurements) is connected via a switching network as the input to the A/D preamplifier. The preamplifier output is intergrated and then processed by the high gain amplifier. The high gain amplifier outputs: (1) drive the sign indicator at the end of phase 2 to obtain the switching control signals that select the appropriate polarity of the ISOPOLAR TM reference voltage to be applied (via the switching network) to the A/D preamplifier in phase 3 and at the same time drive the Display to indicate sign, and (2) indicate end of phase 3. The high gain amplifier in phase 1 also drives the self zeroing circuitry to develop the offset signal to be applied during the phases 2 and 3 as an input to the A/D preamplifier. Logic and Control circuitry in the Analog Block Diagram receive transformer-coupled "trigger" and "start-phase 3" pulses

from the digital blocks to initiate phase 2 and phase 3 converter action, respectively, in each conversion cycle and develop end of conversion pulses to be transmitted via transformer coupling to the digital blocks to end phase 3. An isolated and triple-shielded Analog Power Supply furnishing ± 15V and -5V completes the DMM Analog Block section.

In the Digital Block Diagram (Figure 4-3), the Trigger block generates a control pulse (from its own internal timing circuitry or from external command) as the "start convert" command to the Enable FF. If not blocked by the External Enable signal, the Enable FF gate permits the Crystal Clock pulses to drive the Decade Counter Chain block to start phase 2 operation. At 100,000 counts (end of phase 2) a carry pulse (10 CARRY) is transmitted to the Analog Block to start phase 3, while the decade chain continues its counting. When an EOC pulse is received from the Analog Block, the digital control block applies a stop command to the Enable FF stopping the count. At the same time, the Control block generates a transfer command to enable the transfer from the Counter to the Latches, Decoders, and Drivers, updating the display.




Figure 4-2 Model 3500 Analog Block Diagram

The updated count (at end of conversion) is held in the Latch and the Display until the next update and is also available as BCD output from the Latch block for remote data output applications.

The Range Select block is driven by one of three sources: manual range selection, remote range selection, or (when in auto range) a command developed when the range of a particular conversion results in a phase 3 count of less than 10,000 or more than 119,999.

Paragraphs that follow now trace the signal through the functional blocks of Figures 4-1, 4-2, and 4-3.

4.3 SIGNAL CONDITIONING BLOCK (Figure 4-2)

An input signal to be measured is introduced into the Signal Conditioning block where it is attenuated according to the range scale chosen, so that a normalized full scale value of \pm 1.0 volts DC is delivered to the A/D Converter lock. Overrange capability of 120% of full scale is obtained by accurate operation of the Signal Conditioning block to an output value of \pm 1.2 volts.

Signal Conditioning of DC voltage inputs from \pm 1V to \pm 1000V full scale is accomplished by inserting appropriate attenuating factors for the selected full scale range. Signal conditioning in the 0.1V full scale range is accomplished in the A/D Converter block.

For AC voltage inputs, the Signal Conditioning block rectifies and filters the input signal so that the output, a DC signal, represents the average value of the sine wave multiplied by the conversion factor of 2.22 to yield the RMS equivalent (Figure 4-4).




Figure 4-4 Derivation of RMS to AVERAGE Relationship




Figure 4-3. Digital Block Diagram

In the Ratiohmic TM resistance measurement technique, a voltage is connected across a range-selected accurately calibrated resistance in series with the unknown resistance, and the voltage drop across the unknown resistance is treated as an unknown DC voltage to be measured as before. In phase 3, however, the voltage drop across the calibrated resistance is used as the reference. Because the unknown and standard resistors are in series, the ratio of voltage drops is a direct measure of unknown resistance.

Attenuation components in the Signal Conditioning block are relay operated in response to control signals. These may be initiated by operating the front panel push buttons at the DMM, by control signals transmitted from a remote station via the rear panel connector, or by control signals generated within the DMM when in AUTO ranging.

4.4 TRI-PHASIC A/D CONVERTER BLOCK DIAGRAM (Figure 4-2)

 $\label{eq:Thethree phases of performance of the TRI-PHASIC} $$A/D$ Converter are:$

Phase 1: Accumulation and storage of offset

Phase 2: Integration of Input minus offset

Phase 3: Integration of Reference minus offset

In Phase 1 - -

- a. Inputs are disconnected from the A/D Converter;
- b. Amplifier is clamped;
- c. Long-term non-zero offsets are servo-accumulated and stored for later use;
- d. Offset is updated continuously until the DMM phase
 1 action ends in response to the trigger command.

In Phase 2 - -

- a. Clamp is removed and input is connected to the amplifier;
- b. Integration of input signal, algebraically reduced
 by the stored offset value, proceeds for 100 milliseconds as determined by Crystal Clock;
- c. Result of the 100-millisecond integration appears as a voltage of the integrating capacitor.

In Phase 3 - -

- a. Input is disconnected from A/D;
- b. Voltage of opposite polarity is selected from ISO-Polar reference, algebraically reduced by value of stored offset, and the difference integrated to discharge the integrating capacitor linearly to zero;
- c. At the zero crossover, end of conversion is generated, and transmitted to digital control circuitry.

4.5 TRIGGER GENERATOR AND CLOCK (Digital Block Diagram, Figure 4-3)

Primary control for DMM measurement is the trigger which initiates each conversion (start of phase 2). The trigger, in its internal DMM circuitry, is generated by the discharge of a capacitor after an RC path charges a capacitor to a unijunction transistor break-down voltage. The trigger is factory selected for a pulse repetition rate of approximately 3 per second.

The trigger may be blocked and a conversion cycle delayed indefinitely by grounding the ENABLE input for as long as desired. The display, or BCD equivalent, is held until a new trigger is generated. In addition, each conversion may be remotely triggered from an external source.

4.6 DECADE COUNTER CHAIN, LATCH, AND DECODER. (Digital Block Diagram, Figure 4-3)

The decade counter chain, latch, and decoder are composed of monolithic IC units (one for each of five decimal digits in each of the counter, latch, and decoder blocks) under control of digital control flip flops.

During phase 2, the counter fills up to 99,999, and the 5th decade carry pulse switches the actions of the Analog block from phase 2 to phase 3 operations.

During phase 3, the counter continues counting until it is stopped by digital control initiated by the EOC (end of conversion) pulse from the A/D Converter block.

The digital control also enables the transfer from decade counter chain to the Latch which acts as an isolating circuit and storage memory. The BCD data are connected to decoder drivers where they activate appropriate decimal lines in the 7-segment plasma display.

4.7 RANGING (Digital Block Diagram)

Range scaling is accomplished by relays which may be activated in any one of three ways:

- a. Manually by pushing front panel range select push buttons;
 - b. Automatically by logic control;
- c. Remotely when in remote trigger control, a discrete range scale may be selected, by grounding directly, or by a logic low level command.

4.8 POWER SUPPLY BLOCK

The Power Supply block may be connected for either a 115-volt or 230-volt AC Source of frequency from 47 to 63 Hz. The block is essentially two separate sets of supplies, driven from the same input transformer primary. The analog supply is triple shielded, floating, and incorporated in a "guarded" area for proper isolation. It develops ± 15V regulated supply voltage for the analog circuitry, -5V for the digital control in this section, and develops the 6.2 volt, oven controlled, extremely low temperature coefficient, reference source for the A/D Converter. Common ground for the precise reference is used as the high voltage for the isolated digital control section, where the low voltage level is the -5 volts.

The transformer primary drives three additional secondaries whose outputs are rectified and provide +20 volts for relay operation, +180 volts for display operation, and a regulated +5 volts for digital logic. These appear in the digital section of the converter and use the digital ground as their return.

4.9 DETAILED OPERATION

A more complete function diagram of the Model 3500 DMM is illustrated in Figure 4-5. The major blocks comprising the unit are divided into subunits or are repeated to indicate the several functions performed sequentially by the block, and this division forms a basis for complete systems understanding, detailed circuit explanation, and maintenance. Complete schematics, from which simplified schematics and block diagrams have been derived, are contained in Section 6 and are prepared as fold-outs for convenient reference when reading the following text.

The sequence of functions illustrated in Figure 4-5 consists of the following:

- 1. Measuring Mode and Range are selected. Proper attenuation elements for the selected range are connected in the Signal Conditioning block, and in the pre-amplifier block.
 - 2. Input signal is applied.
- 3. Prior to the trigger pulse starting a conversion measurement, the A/D Converter input is clamped, and the Signal Conditioning output is removed from the A/D Converter. During that time, phase 1 drift integration proceeds and the self zeroing circuit determines the A/D amplifier accumulated drift and stores it for phase 2 and phase 3 operation.
- 4. Following the trigger pulse generated in the Timing & Control unit;
- a. The clamp is removed from the $\ensuremath{\mathrm{A}/\mathrm{D}}$ Converter.
- $\mbox{b. The Signal Conditioner Output is connected to} \label{eq:connected}$ the input of the A/D Converter.
- $\mbox{c. The self-zeroed drift is introduced as an} \\ \mbox{algebric negative offset.}$
- d. The counter is reset to zero and starts its fixed count for the phase 2 integration.
- 5. When the count has reached 100,000 (100 millisec.),
 - a. The second integration is stopped.
- b. The sign of the input is interrogated by strobing the integrator output.
- $\label{eq:c.} \textbf{The unknown signal input is removed from the} \\ \textbf{integrator.}$
- d. The appropriate polarity of internal reference voltage is applied to the A/D input.
- e. The reference voltage reduced algebraically by the stored drift (as in phase 2) is integrated during phase 3 integration.
- 6. When the integrated reference compensates the integrated unknown input (when the output of the integration returns to the starting point),




Figure 4-5 Model 3500 Functional System Block Schematic

- a. Phase 3 integration process ends.
- b. The input clamp is reestablished.
- c. The clock input to the counter is stopped.
- d. A READ OUT signal is transmitted indicating End of Conversion.
- $\mbox{e. The accumulated count is transferred to the } \label{eq:count}$ display.

The timing sequence is illustrated in the chart of Figure 4-6, indicating the three phases of the operation.

Detailed explanations of these functions are presented in the following sequence:

- a. Input signal conditioning (Figure 4-5A)
- b. Phase 1 Drift Integration
- c. Phase 2 Unknown-Drift Integration (Figure 4-5C)
- d. Phase 3 REFERENCE-DRIFT Integration
 (Figure 4-5D)
 - e. Digital Control and Display (Figure 4-5E)
- $\mbox{f. Ranging circuits and Remote display and control} \label{eq:control} \mbox{functions.}$

4.10 SIGNAL CONDITIONING DETAILS

a. DC VOLTAGE

Input DC voltages are applied through the HI and LO input terminal, and connected to the input attenuator network through the contacts of Mode Switch S12 and S13 when placed in DC Volts Mode. Replay actions of K1 and K2, determined by the range selection, then establish the attenuator actions.

A simplified schematic of the DC Voltage signal Conditioning action is shown in Figure 4-7.

The relay pair (K1A and K1B) and relay K2A provide four range selections from 1V Full Scale to 1000V Full Scale. (Range change from 1.0V to 0.1V Full Scale is accomplished in the A/D Converter.) Action of the relays and resultant attenuation of the input signal on the different range scales are summarized by the table below.

Full Scale Range Select	Relay K1 1/100	Relay K2 1/10	Result. Atten.
1 Volt	OFF	OFF	1
10 Volts	OFF	ON	1/10
100 Volts	ON	OFF	1/100
1000 Volts	ON	ON	1/1000




Figure 4-6 Tr-Phasic logic and control waveforms.

Full scale voltage delivered to the A/D Converter is 1 volt on all ranges except the 0.1 Volt scale. In that range the full scale output of the Signal Conditioning block is 0.1 volt. In all cases, overrange values, up to 120% of full scale are converted accurately in the A/D Converter, up to a maximum input of 1000 volts DC.

The signal conditioner amplifier is a high impedance, unity gain, isolation unit, provided with voltage and current offset adjustments. It is connected only when relay K2 is activiated. The input network, including R121 and R117 and the biasing diodes, is designed to protect the Multimeter from accidental connection of high voltages up to + 1000 volts regardless of the range selector setting.

When not in DC Volt Measurement Mode, the input is removed from the indicated circuitry.

b. AC Voltage

In AC Voltage Mode, the input is connected to a broad band active attenuator followed by an active rectifier and filter. Networks in the feedback path of the input amplifier determine the attenuation for the selected full scale range. Capacitor trimmers are adjusted to maintain con-

stant feedback ratios over the range of input signal frequencies. Manual push button action or automatic ranging signals control the relay-operated selection of the appropriate attenuation decade. A simplified schematic of the circuit is shown in Figure 4-8. This illustrates the amplifier Z26 and its feedback decades, the half-wave rectification of the second amplifier Z Z27 output, and the low pass filter R27, C26, which passes the average DC component of the rectified output.

The filtered, rectified DC Voltage output is thus scaled to the RMS value of the applied input signal and connected to A/D Converter via the switching circuit.

4.11 RATIOHMIC RESISTANCE INPUT CONDITION ING DETAILS

Connections for Resistance measurements are shown in the schematic of Figure 4-9. The unknown resistor R_{χ} , is made part of a resistance series set consisting of a selected range scale resistor, R_{χ} , the undetermined contact resistances Rc_{χ} and Rc_{χ} , and itself. This set is driven from the temperature controlled +6.2V reference voltage.




Figure 4-7 DC Voltage Signal Conditioning Schematic




Figure 4-8 AC Voltage Signal Conditioning Schematic




Figure 4-9 Resistance Measurement Signal Conditioning

During phase 2, the voltage drop across Rx is connected to the A/D Converter where it is processed in the same manner as a DC input signal. During phase 3, the voltage drop across the selected range scale resistor is buffered by the unity gain amplifier, divided by 6.2 using the calibrated divider network, and connected to the converter as the Reference input.

The indicated circuit operation features the following:

- $\mbox{a. The same current develops the unknown and} \\ \mbox{reference voltage signals.}$
- b. The contact resistance voltage drops do not affect performance.

4.12 A/D CONVERTER DETAILS

Operation of the Tri-Phasic A/D Converter in its 3 phases is described with the aid of simplified schematics of Figure 4-10A and Figure 4-10B, derived from the complete reference drawing in Section 6.

Referring to Figure 4-10A, during phase 1 switch Q1 is open, switches Q2, Q23, and Q25 are closed. Opening of Q1 removes the Signal Conditioned input from the A/D preamplifier A1. Closing of Q2 clamps the input to A1, and, with Q23, closes a path whereby C34 is charged from the ISO-Polar reference to 1 volt. Closing of Q25 permits capacitor C36 to store a charge compensating for the accumulated non-zero offset in A1, A2, and Z29.

Appearance of the trigger pulse in the secondary of transformer T2 (Figure 4-10B) signals the start of phase 2, and initiates the control actions by flip flop Z31A. The trigger causes pin 5 to go high and consequently Q1 to close. The output Z31B pin 8 goes low, and consequently opens transistor switches Q2, Q23, and Q25. The actions of Q3 and Q4 are determined by the selection of 1V or .1V range.

a. Opening Q23 opens the charging path to C34 (Figure 4-10A) and leaves C34 charged to 1 volt and isolated during phase 2.

b. Opening Q25 opens the charging path of C36 and leaves it charged with the accumulated compensation for zero drift applied to the input of the differential integrating amplifier A2.

c. Closing Q1 connects the Signal Conditioned output to the A/D Converter input.

Phase 2 integration action takes place in the chain of three active elements: amplifier A1, amplifier A2, and amplifier Z29. Amplifier A1 is a high gain, high input impedance, low offset amplifier whose feedback resistors R9, R10, and R15 determine the closed loop gain.

The closed loop gain of amplifier A1 is either 8 or 80 depending upon the condition of switches Q3 and Q4, and these are determined by the full scale range selection as shown in the table below.

F.S.R.			AMP Gain	
Select	Q3	Q4	Ø2	Ø 3
Not . 1	0	1	8	8
.1	Ø3	<u>Ø2</u>	80	8




Figure 4-10A Tri-Phasic A/D Converter Simplified Schematic

As indicated in the table above, the amplifier gain is 8 for both signal input integration and for reference input integration for all range scales except .1. On the .1 range scale, the gain is changed by a factor of 10 from \$\int 2\$ integration (signal input) to \$\int 3\$ integration (reference input). Thus, a 0.1 volt full scale input is conditioned to the 1V full scale so that the precision reference and voltage need not be changed. The values of R9, R10, and R15 accomplishing this scale factor change are 7.1 5K, 900, and 100 ohms, respectively.

 $\label{eq:continuous} The \ function \ of \ C5 \ is \ to \ maintain \ the \ amplifier \ offset$ in the circuit through the switching action.

The output of amplifier A1 is one input to integrating amplifier A2 whose integration constant is determined by C35 and R95. The other input to amplifier A2 is the voltage on C36, the stored value of the voltage compensating for the accumulated zero offset dervied in phase 1.

Output of amplifier A2 drives high gain amplifier

Z29 to saturation during phase 2. Its output polarity is used to indicate the sign of the unknown input.

Phase 2 integration proceeds until the appearance across the secondary of T4 of a positive-going pulse signalling a 10⁵ carry from the digital block. This now appears as a negative pulse clocking flip flop Z30A pin 2 and as a direct set for flip flop Z31A (pin 4). The resulting actions controlled by these flip flops initiate the phase 3 operation of the A/D Converter.

The output, pin 5, of Z31A, which had been high from the start of phase 2, now goes low, opening Q1, and thereby removing the signal input from the A/D amplifier. Action of flip flop Z30A in response to the clocking pulse depends upon its input conditions just prior to receiving that pulse. This in turn was determined by the output of amplifier Z29 during phase 2. Amplifier Z29 was driven to saturation in the positive or negative direction corresponding to the sign of the input signal.




Figure 4-10B Tri-Phasic A/D Converter Control Simplified Schematic

If the input signal had been positive, Z30A pin 11 would have been low and the clocking pulse would not have changed the high level at pin 6, thus producing no pulse across the primary of "sign" pulse transformer L5. If the input signal had been negative, Z30A pin 11 would have been high and the clocking pulse would cause Z30A pin 6 to go low producing a pulse across the transformer T5 primary and transmitting a negative sign indication to the Digital circuitry. The voltage level developed by flip flop Z30 at pin 9 controls the sign of the reference signal to be switched to the amplifier input at the start of phase 3. (Refer to Figure 4-11 in conjunction with Figure 4-10B.)

During phase 2, both Q22 and Q24 are open. The low level output at Z30 pin 9 had kept Q22 open; and the output of Z28 pin 6 had been clamped low through CR28 to Z28D, keeping Q24 open. If the input signal had been positive, Z30 pin 9 would have remained low, keeping Q22 open. The carry pulse control action removes the clamp on the Z28 pin 6 output permitting the output of Z28 pin 6 to go high, closing Q24. This action places the high side of C34 at reference zero potential and negative one volt at the A/D amplifier input. If the input signal had been negative, Z30 pin 9 would go high, closing Q22 and connecting the high side of C34 to reference +2V causing a positive one volt at the A/D amplifier input.

Control actions for the end of conversion (end of phase 3) are initiated by the zero crossing of the Z29 output, sensed by the gating action of Z32C and Z32D, and developed in digital control flip flops Z31. At each gate Z32C and Z32D, two of the three inputs are high during phase 3. As the output of Z29 crosses zero in either direction, one of these gates is enabled and develops the negative direct set pulse at flip flop Z31 pin 10. The Z31D output goes high, is inverted by Z28A, and develops a pulse across EOC transformer primary, signalling end of conversion to the digital circuitry. The Z31D output also controls the resetting of A/D converter to phase 1 operation. It -

- a. Closes Q25
- b. Closes Q2
- c. Clamps Z28 pin 6; opens Q24
- d. Direct sets Z30; opens Q22
- e. Closes Q23
- f. Opens Q1.




Figure 4-11 ISO-Polar Reference Switching Simplified Schematic

In summarizing the actions of the A/D converter circuitry during the three phases of operation, the levels and signals of the gates, flip flops, etc. are tabulated in the LOGIC LEVELS tables that follow.

ACTION	Z	PIN	LEVEL
INITIAL CONDITIONS Ø1	Z31	1 2 4 5 6 8 9	High High High Low High High Low High
son cydd th o	Z30	10 3 6 9 11	Low High High Low Low
	Q1 Q2 Q22 Q23 Q24 Q25		Open Closed Open Closed Open Closed
	Z2 8	8	Low

LOGIC LEVELS (cont.)

ACTION COM		PIN	LEVEL
Ø2 STARTS	Z31	1	Clock pulse
WITH POSITIVE	,	13	Clock pulse
PULSE		5	High
THROUGH T2		6	Low
		8	Low
		9	High
	Z30	10	High
	Z28	8	Low
	Q1		Closed
	Q2		Open
	Q22		Open
	Q23		Open
	Q24		Open
	Q25		Open
Ø3 STARTS	Z31	4	Neg. pulse
WITH CARRY		6	High
PULSE		. 5	Low
THROUGH T4	Z 30	2	Clock pulse
		3	High if input
			pos.
			Low if input
			neg.
		11	Low if input
			pos.
			High if input
			neg.
		6	High if input
Signative leading			pos.
3			Low if input
			pos.
		9	High if input
			neg. Low if input
all middle forts	me		neg.
	T5		Pulse if input neg.
			No pulse if input pos.
	Z28	8	High
	Q1		Open
	Q2		Open
	Q22		Closed if input neg.
			Open if input pos.
	Q23		Open
	Q24		Open if input neg.
	00=		Closed if input pos.
	Q25	-	Open
END OF Ø3;	Z32	6	Goes Neg.
Z29 PIN 7		or	pulse
CROSSES		8	
ZERO	Z31	10	Low
		8	High Low

ACTION	COMP	PIN	LEVEL
END OF CONVER- SION; NEG-	Z30	10 6 9	Low High Low
ATIVE PULSE THROUGH T3	Z32	8 6	High High
13	Z28	8	Low
bedstree	Q1 Q2 Q22 Q23 Q24 Q25		Open Closed Open Closed Open Closed
RETURN- ING TO Ø1 OPER- ATION			

4.13 TRIGGER GENERATOR AND COUNTER

a. Trigger Generation

The trigger pulse initiating each conversion process may originate either from an external source or from internal circuitry shown in the simplified form of Figure 4-12. Capacitor C1 charges toward +5V through R15 until the firing voltage of Q40 is reached. A pulse approximately 100 μ sec wide and 4 volts magnitude is developed across R16 and connected to J input of the control flip flop (Z2 pin 2). The sawtooth charge-discharge singal and the resulting trigger timing signal waveforms are shown in Figure 4-12.

The trigger control signal is inverted through Z21-, and then is gated through Z21- External input at terminal J, ENABLE, is normally high, permitting the internally generated trigger signal to be gated to flip-flop Z2A, where it is connected to the J terminal as a high logic level input.

Flip-flop Z2A, which has been reset by the end of conversion pulse, will have a low level on output pin 5 and a high level on pin 6. At the first clock pulse after the trigger, Z2A transfers the high J input level to the output, pin 5, which then enables gate Z3B and transmits succeeding clock pulses through to the counter chain. Z2A pin 6 goes low at the same time and, through inverter Z1-12 generates a counter reset pulse. An invested reset pulse is used to reset the under-and over-range flip-flops Z2OA and Z2OB.




Figure 4-12 Trigger and Timing Generator

The low level on pin 6 of Z2A also transmits a pulse through transformers T2, to initiate phase 2 of the triphasic conversion cycle.

After inversion through Z3 pin 3, transistor Q3 conducts; its collector goes low, isolating the latching circuit from the counter. The latch and display retain the stored count until the next conversion update, and an output signal, READOUT, is available at the rear panel connector to indicate this event in the cycle. This is a High (T²L/DTL) output level between conversions.

The leading edge of the negative going waveform is differentiated (C5, CR20, and R21) as the input to Z1 (pin 12), inverted, and generates a positive going pulse to reset the decade counter IC's, Z4 through Z8.

The inverted counter reset pulse, at the output of Z1 (pin 10) presets the range control flip flops Z20 pin 10 and pin 4, and Z2 pin 10.

b. Counter Chain (Figure 4-12)

The crystal-controlled clock is a series-mode crystal circuit consisting of crystal Y1 and inverter Z1. It develops 1 MHz pulses which are gated into the counter during phases 2 and 3. The counter registers accumulate the count during phases 2 and 3 until receipt of the EOC

(End of Conversion) pulse at the EOC transformer secondary. This resets flip flop Z2A, and pin 5 goes low, blocking the timing pulses at gate Z3 5-6. Simultaneously, Z2 pin 6 goes high cutting off Q5, collector voltage goes high, permitting the count in Z4-Z8 and Z2B to be transferred to the latches, and through them to the decoding and display driving registers Z15 and Z19.

Outputs of the counter chain are transferred through the latching registers as BCD data. These are immediately available at the tab connector of the DMM rear panel for remote display or control purposes. In the DMM, the decoding registers Z15 through Z19 convert BCD to decimal signals.

If the DMM is in a manual range selection, and the developed count in phase 3 is less than 120,000, the conversion cycle is complete.

c. Overload

If an end of conversion pulse is not received during phase 3 by the time the counter reaches 120,000 (a display of 120,000), an OVERLOAD condition exists, and this event is sensed at gate Z3. One input to Z3 (pin 9) is set at a high level by the toggled output of Z20 pin 5 when the count reaches 10⁵ in phase 3. When the counter reaches

20000, the second input to Z8 (pin 10) goes high and activates the gate. The gate output, Z3 (pin 8) is a negative waveform, available at rear panel connection, pin Y, as an OVERLOAD indicating signal for remote transmission. The overload indicating negative level also is connected at the output of Z1 pin 2 and acts in the same circuitry through Z11 pin 2 as a direct set for flip flop Z2 pin 4.

The OVLD output of gate Z3-8 is a control signal for the most significant digit, DS1, via its decoder driven, Z23. At the start of each conversion cycle the counter is reset, and this control signal is high, permitting the "1" to be lighted if present in the latched count register. Then, if the conversion is of an overload condition, the "1" is turned off by the OVLD input to Z23-4, resulting in the blinking MSD display for overload inputs.

d. Sign

DS1 is also the display unit for the sign indication. It is enabled in DC mode only, and is turned on by the action of the sign pulse transformer T5 via latch flip flops Z14. It is strobed into the first latch at carry pulse and transferred to second latch at EOC.

4.14 RANGING

4.14.1 General

As shown in Figure 6-4, all range scale selections are controlled by the actions of Relays K1 through K7, and decimal point selection is slaved to the relay action. Each relay activation is controlled by drivers contained in integrated circuit Z34, and they, in turn, may be controlled either by the operation of the automatic ranging digital logic, or by the manual operation of front-panel push buttons or remote signals. Signals controlling the relay drivers simultaneously operate the appropriate transistor control of the displayed decimal point.

Figure 6-4 also includes a matrix chart relating the states of the relays for each selected range scale. It also includes the necessary states of the 3 auto range flip-flops for the same results.

4.14.2 Auto-Ranging

The auto-ranging logic responds to the measured input when less than 10000 counts or more than 120000 counts according to the logic flow shown in Figure 4-13.




Figure 4-13 Auto-Ranging Control Logic Schematic

After the AUTO push button is operated, each conversion is sensed by the DMM circuitry, which responds as shown in Figure 4-13, and as described below.

- a. At any time that a value greater than 119999 counts is sensed, the cricuitry switches the meter to the highest range (1K for voltage, 10K for ohms) for the next conversion.
- b. If, after switching to the highest range, the next conversion measures a value less than 10000, this underrange condition is sensed, and the circuitry drops the range scale to the next lower range.
- c. Thereafter, two successive underrange conversions are required before the range scale is changed to the next lower one.
- d. Lower range scales are switched in until the lowest scale has been selected.
- e. An overrange sensing causes a highest range scale selection at any time it is sensed.

4.14.3 Auto Ranging Instrumentation

The auto ranging instrumentation includes an underrange storage flip flop, three control flip-flops, a BCD to decimal converter, and a hex-driver integrated circuit, in addition to the decimal point drivers, overrange sense gates, and manual switches.

Gate Z21-3 senses the overload condition (10^5 and 2×10^4 inputs). Its output direct sets for voltage (or resets for ohms) flip-flop Z26, and sets both of the dual J-K flip Z22. In the overload condition, all outputs of these control flip-flops are low level (logic "0"). Z27 translates the 000 input to place a high level on output terminal 1 to energize

K7, and decimal point ${\rm DP10}^4$. When in voltage measurement Z26A is reset so that its output is a "1", and the 100 input to Z27 results in relay K6 and ${\rm DP10}^3$ being activated.

The underrange measurement (under 10000 counts) is sensed by Z24 when that flip-flop is enabled by the READ control (at end of conversion). The Q output of Z24 toggles Z26A, which, together with Z22 forms a binary counter up to the count of 6 (101), so that the seven states 000 to 101 may be translated by the binary-to decimal decoder Z27, and the outputs of Z27 may select the correct relays and decimal point drivers according to the tabular array included in Figure 6-4.

MAINTENANCE

5.1 GENERAL

Model 3500 Digital Multimeter usessolid state components and integrated circuits (except for display tubes), and are designed for reliable long-life operation. Except for calibration verification, no operator maintenance should be required, and there should be no normal requirement for opening the DMM case. Should any malfunction require corrective action within the warranty period, arrangements should be made to obtain factory assistance.

CAUTION

Data Precision provides this maintenance information primarily for users of Model 3500 Digital Multimeters in need of repair after the expiration of the Warranty period. The information is intended for users who are qualified and competent to effect any needed repairs. The equipment may be returned for repairs at a nominal fee if the user should elect to have the factory make repairs.

Should the qualified user attempt to troubleshoot and repair the DMM, he will find that Model 3500 DMM contains a number of features especially designed for simplified unambiguous troubleshooting and fault indication. Among these are:

- a. Full and complete design and parts data in this Instruction Manual;
- b. A <u>positive</u> troubleshooting procedure intended for effective use by competent technical personnel in isolating and correcting all but the most subtle and intricate problem sources;
- c. Mechanical parts layout and identification for logical and easy location.

5.2 PARTS GROUPING AND THE TEST STAND-OFF GRID

The printed circuit board is etched to show the grouping into major functions of the components (Figure 5-1).

These correspond, genrally, to the schematics in Section 6.

The separate groups are individually named, the designations appearing along the edge of the board. When the Guard Shield is removed, the floating Analog power supply and the analog portion of the A/D Converter and Signal Conditioner are revealed. The two amplifiers of the A/D Converter and the CLAMP/UNCLAMP switching module are separate modular components. They are mounted on the base PC board as integral component assemblies.

Verifying signal values throughout the circuit is considerably simplified mechanically by strategically positioned stand-offs, connected to circuit components for easy access to points where performance may be monitored. Each installed stand-off is identified by an E-number on the schematics, and etched on the PC board. Access to every major critical portion of the circuit has been assured.

The troubleshooting and maintenance procedures are intended for experienced technicians. Use of the flow chart directs the technician to the appropriate circuitry and reference schematic for subsequent detailed component fault isolation, replacement and repair.

5.3 THE TROUBLESHOOTING FLOW CHART

Figure 5-2 is a coded plan for troubleshooting
Model 3500 DMM. The chart presents the logical sequence
for performing tests so that an interpretation of test results
will isolate the circuit components that are functioning
properly. The complete sequence then leads the technician
to the only components that may be the source of trouble.
Signal tracing the isolated faulty circuit group and reference
to the schematic for correct values normally will uncover the
faulty component.





Figure 5-1. Parts and Stand-Off Layout on PC Board Assembly

A standard graphic code has been used in the flow chart:



5.4 USING THE TROUBLESHOOTING FLOW CHART

As shown in Figure 5-2, one starts by activating the POWER push button and checking to see if the Display comes ON. If not, the chart directs the maintenance man to perform Test No. 1 as defined in the integral Table of Tests. Test No. 1 calls for the measurement of a DC voltage between stand-offs E18 and E19, and checking for a nominal voltage of 180 volts. If the voltage is present, then, according to the chart, it is concluded that the display and its circuitry are in need of further fault isolation.

If the voltage check of Test No. 1 indicates an incorrect value of the DC voltage, then the chart directs the maintenance technician to use Reference Dwg. Sheet 5 and to measure the other output voltages in accordance with Tests 2.1 and 2.2. The Tables of Tests also indicate the driven circuits for each of the supply voltages. These may be the cause of incorrect voltage measurements when checking power supply elvels and should be checked for excessive current drains by examining driven components and their nearby components for signs of elevated temperatures. The reference drawing includes the pin identification of the components driven by each supply.

Continue through the flow charts as directed, and the successive steps will confirm the proper operation of incremental portions of the DMM as they contribute to the performance as a whole. An incorrect reading in any step identified the circuit components as a group within which the malfunction most probably originates.

The testing sequence represented by the charts beginning with Figure 5-2 is concluded with a calibration to complete the maintenance process. Complete DMM function will have been verified by this process, but only those coded outputs actually tested are verified. Any pattern of missing digits may not be detected in these tests, and such a symptom is indicative of a malfunctioning counterlatch, or decoder IC.




Figure 5-2 Trouble Shooting Sequence. Tests 1, 2, and 3.

Tests 1,2 and 3. See Figure 5-2

TEST NO.	SET-UP	PARAMETER	TEST POINTS	NOMINAL VALUE	LIMITS	IF N.G., CORRECTIVE ACTION REFERENCE	IF O.K., PROPERLY FUNCTIONING SUBSYSTEM
1	Activate Power ON	DC Volts	E18: E19	+180V	<u>+</u> 10%	Power Supply Drawing SH5	DISPLAY Supply
2.1		DC Volts	E17: E19	+29V	18 to 22	Power Supply Drawing SH5 :	Relay Supply
2.2		DC Volts	E16: E19	+5V 4.67	4.5 to 5.5	Power Supply Drawing SH5	Digital Logic Supply
3	Open Vx Short Z1A pin 1 to GND					- V 20	φ1, φ2, φ3; No EOC, 120000 Count
3.1		Frequency Count	Z2A pin 1	1 MHz	±1 kHz	Clock Circuit Drawing SH1	Clock
3.2		Waveform Analysis	Z2A-2	Amp >+2.5V Rep Rate ~3 pps	-0, 2.5 - 5.5	Trigger Gen Drawing SH1	Trigger Generator
3.3		Frequency	Z4 through Z8 and Z2 Pin 14 on each	1 MHz to 10 Hz (by 10) and 5 Hz	± 0.1%	Decade Counter Drawing	Decade Counter Chain and Binary Counter
3.4	Pres CA III	Logic Levels	Rear Conn DATA OUT Tabs	BCD for 120000		Latches Z9— Z13 Drawing	Latch
3.5		Display	Front Panel	120000, Blinking ''1''		Display Drawing SH1	Display
3.6	DC V Mode	Sign	Front Panel Display	"+"		Sign Circuit T5 Z14, etc. Drawing SH1	Sign Circuit
3.7	AC V Mode	Sign	Display	No Sign		Sign Circuit T5 Z14, etc. Drawing SH1	Sign Circuit
3.8	k Ω Mode	Sign	Display	No Sign		Sign Circuit T5 Z14, etc. Drawing SH1	Sign Circuit
3.9	No Range Activate	Impedance	Rear Panel Range Tabs 6, 11, T, B, H	Open Ckt		Auto Range Drawing SH2	x 10 ⁴ Range
3.10	a) x .1 b) x 1 c) x 10 d) x 100 e) x 1K f) x 10K	Display, Relays	Display, Range Relays	Correct Decimal Point Relay per Table			Decimal Point Display Relay Operation
3.11	Auto Range a) DC V b) kΩ c) Jump Z2 pin 8 to Z3 pin 8	Decimal Point Decimal Point Value	Display	Decimal Point a) x 1K b) x 10K c) "0" x .1		Auto Ranging Drawing SH2	Auto Range

Tests 4 and 5. See Figure 5-3

TEST NO	SET-UP	PARAMETER	TEST POINTS	NOMINAL VALUE	LIMITS	IF N.G., CORRECTIVE ACTION REFERENCE	IF O.K., PROPERLY FUNCTIONING SUBSYSTEM
4.1		DC Volts	Z33 pin 8	+15V	± 1V Ripple 1mV RMS	Power Supply Drawing SH5	Analog Power Supply
4.2		DC Volts	Z33 pin 4	-15V	± 1V Ripple 1mV RMS	Power Supply Drawing SH5	Analog Power Supply
4.3		DC Volts	Z31A pin 7	-5V	± 1V Noise 25 μV	Power Supply Drawing SH5	Analog Power Supply
5	Short E62 to J21 J & Jumper Z32A pin 6 to pin 7	7149 100 magaya 1 garawa 100 (2.3) 1	Vest See			toresS solvesW soversA	Zero Input to A/D No EOC at End of Phase 3
5.1		Waveform	Z31A pin 5	Positive Pulses 100 msec		A/D Conv. Drawing SH4	Trigger & 10 Carry Start and End Phase 2
5.2	Select x.1 DCV	DC Volts	Amp A1 pin 5	♦200 mV	+0, -	A/D Conv. Drawing SH4	A1 Operation OFF SET
5.3		DC Volts	Junction R96, R99	0V	.±1V	A/D Conv. Drawing SH4	A2 and Clamp Circuits




Figure 5-3 Trouble Shooting Sequence Tests 4 and 5




Figure 5-4 Trouble Shooting Sequence. Tests 6,7, and 8

Tests 6, 7, 8, and 9. See Figure 5-4.

TEST NO.	SET-UP	PARAMETER	TEST POINTS	NOMINAL VALUE	LIMITS	IF N.G., CORRECTIVE ACTION REFERENCE	IF O.K., PROPERLY FUNCTIONING SUBSYSTEM
6	Remove Short Connect Varying Vx DCV ± 11V						Supply Varying Input Voltage Values
6.1	DCV Mode Range x 10	DC Volts	E35: E6 or J2	Track Input Values (Scope Ind.)		Signal Cond. Drawing SH4	DCV Signal Conditioning
6.2	+10V to Vx Sync. Scope to Z31 pin 5	Waveform	Amp A1 pin 5	+8 1.8 100 ms		A/D Conv. Drawing SH4	ISO-POLAR Switch Module, Amps A1, EOC Integrating A2
6.3	Reverse Input Vx Polarity	Waveform	Amp A1 pin ₅	Reverse Polarity		A/D Conv. Drawing SH4	ISO-POLAR Switch Module, Amps A1, EOC Integrating A2
7	Connect for Resistance 2-Wire Connect Resistances in each Range kΩ Mode	Resistance Measurement	Display	Track Input Value Changes		Signal Cond. Drawing ^{3!} SH3	Ohms Converter Signal Conditioning
8	Apply +10V to Both Vx and Rx RATIO Mode 10V Range	Display Count	Display	10.0000	<u>+</u> .010	Ratiohmic Ckt Drawing SH3	Ratiohmic Function
9.1	ACV Mode Range x 1 Apply -1V 200 Hz	Waveform	Z26 pin 6 CR25, Cathode	1V RMS sin Wave Half-Wave		Signal Cond. Drawing SH3	ACV Signal Conditioning
9.2	x 10 Range Apply 10 VRMS 200 Hz	Display Count	Display	Арргох. 10		Signal Cond. Drawing SH3	ACV Signal Conditioning
9.3	x 100 Range	Display Count	Display	Approx. 100		Signal Cond. Drawing SH3	ACV Signal Conditioning

MAIN ASSEMBLY

Syn	nbol	Description	Part No.

A1	Amp 1B Assy	PL30-1052(B37-1021)
A2	Amp 2 Assy, Selected per Dwg 32-3006	PL30-1001 (B37-1001)
C1, 18, 19, 39 thru 43	Capacitor 6.8µF, 20V	23-441005
C39 thru C43		
C2, C75	Capacitor 270pF, DM15	23-311022
C3, 5, 58	Capacitor 1000pF, DM15	23-111005
C4	Capacitor 1500pF, DM15	23-311038
C6, 24, 36, 44, 48, 205, 206	Capacitor 15μF, 10V	23-441003
00, 24, 00, 11, 10, 200, 200		
C7	Capacitor 30pF, DM15	23-111004
C8	Capacitor 0.15µF, 600V, Poly C	23-510021
C9, 27	Capacitor 2-9pF	23-810006
C10	Capacitor 10pF, 500V DM15	23-311001
C11	Capacitor 10pF, 1KV, 10%, Selected	23-110003-A
C12, 25, 26	Capacitor 1µF, 50V Poly C	23-510001
012, 20, 20		
C20, 23	Capacitor, 5pF (Optional FSV)	23-111003
C21, 22	Capacitor 82pF, DM15	23-111008
C28	Capacitor 6-25pF	23-810007
C30	Capacitor 15-60pF	23-810005
C29	Capacitor 120pF, DM15	23-310025
C31	Capacitor DM15 (select)	FSV
C32	Capacitor 1200pF, DM15	23-311037
	Capacitor .015μF, 2%, Poly Sty	23-550101
C33	Capacitor 2µF, Poly Carb	23-510002
C34	Capacitor .68µF, 10%, 50V	23-550104
C35	Capacitor 220µF, 35V	23-620006
C37, 203	Capacitor 330µF, 50V	23-620007
C38	Capacitor .018µF, 10%, 50V	23-550105
C45	Capacitor 5pF, DM15	23-111003
C46, 50	Capacitor .01µF, 150V, Disk	23-111006
C47	Capacitor 12pF, DM15	23-111002
C49	Capacitor 12pr , Birro Capacitor 4.7μF , 315V , Alum	23-620004
C52		23-620005
C204	Capacitor 2500µF, 16V Capacitor 3000pF, 30V	23-550103
C300		24-110001
CR2, 3, 4, 5	Diode 1N4148	2.1.1.000
CR7 thru CR20		
CR22 thru CR24,27,28		
CR29, 36, 44		24-120002
CR6	Diode 1N702	24-140270
CR21	Diode 1N270	
CR25, 26	Diode, 5082-2800	24 -110004
CR30 thru CR34	Diode 1N4004	24-104004
CR35, 213	Diode 1N752A	24-120075
CR37	Diode 1N829 Selected	24-130004
CR38	Diode 180V, 5%, 1W	24-121008
CR201, 202, 203	Diode 400V Bridge	24-100021
K1, K2	Relay	25-171002
K3 thru K6	Relay	25-171003
L1	Inductor 100µH	25-100024
Q1, 2, Q4 thru Q9	Transistor 2N4410	24-234410
Q3	Transistor 2N3904	24-233904
Ω10	Transistor 2N3440	24-203440
Q16	Transistor MPS6519	24-246519
Q18, 20	Transistor 40319	24-220319

MAIN ASSEMBLY (Cont.)

Symbol	Description	Part No.
Q19	Transistor 40314	24-22031
Q22, 23	Transistor FET (Blue Dot)	24-48-101
Q24, 25	Transistor FET (Yel Dot)	24-48-101
Q27, 29, 30	Transistor FET (Orn Dot)	24-48-101
Q40	Transistor 2N6027	24-20602
Q201	Transistor 2N5296	24-22529
	11ansistor 2145296	24-225290
R1, 8, 9, 10		
R24 thru R28, 98, 109,	Posietes 2.2K FW 1/AW C. C	22-02222
118, 121	Resistor 2.2K 5%, 1/4W, C. C.	
R2 thru R7, R122	Resistor 510K, 5%, 1/4W, C. C.	22-02514
R11	Resistor 11 K, 5%, 1/4W, C. C.	22-02113
R12	Resistor 22K, 5%, 1/4W, C. C.	22-02223
R13, 17, 100, 101	Resistor 680Ω, 5%, 1/4W, C. C.	22-02681
R14, 18, 20, 22	Resistor 1.5K 5%, 1/4W, C. C.	22-02152
R15, 92	Resistor 33K 5%, 1/4W, C. C.	22-02333
R16	Resistor 100Ω , 5%, $1/4W$, C. C.	22-021019
R19, 21, 23, 107	Resistor 3.3K, 5%, 1/4W, C. C.	22-02332
R29	Resistor Set Item 1 (6.429K)*	22-38-100
R30, 38, 45, 300	Trimmer 25K	22-66625
R31	Resistor 162K, 1%, RN60C	22-37162
R32, 75, 87	Trimmer 250Ω	22-66625
R33	Resistor Set Item 2 (61.875K)*	22-38-100
R34, 73, 78 R35	Trimmer 2.5K	22-66625
	Resistor Set Item 3 (618.75K)*	22-38-100
R36, 43, 51	Trimmer 500 \(\Omega\$	22-66650
R37, 52 R39	Resistor Set Item 1 (89.75K, 0.1%)*	22-38-100
R40, 53	Resistor 6.19M, 0.1% RN65E Resistor Set Item 2 (10K, 0.1%)*	22–43300 22-38-100
240		
R42	Resistor Set Item 1 (9.9M, 0.1%)*	22-38-100
R44	Resistor Set Item 2 (99.75K, 0.1%)*	22-38-100
R46, 86	Trimmer, 100Ω	22–66610
R47, 48, 96	Resistor 15K, 1%, RN55D	22-33150
R49, 97, 110, 119	Resistor 1K%, 1/4W, C. C.	22-021029
R50	Resistor 261K, 1%, RN60D	22-36261
R54	Resistor Set Item 1 (1 Meg)*	22-38-100
R131, 132	Resistor 10Ω,5%, 1/8W, C.C.	22-011009
R58	Resistor 8.2M, 5%, 1/4W. C. C.	22-02825
R59, 83	Trimmer 100K	22-66610
R60, 95	Resistor 150K, 1%, RN55D	22-33150
R61	Resistor Set Item 6, (1.69K)*	22-38-100
R62, 63, 74	Resistor Set Item 4 (10K)*	22-38-100
R64	Resistor 100Ω 1%, RN60D	22-36100
R65, 66	Resistor Set Item 7 (2.49K)*	22-38-100
R67	Resistor Set Item 8 (301K)*	22-38-100
R68	Resistor Set Item 9 (178K)*	22-38-100
R69	Trimmer 5K	22-66650
R70, 79	Resistor 100K, 5%, 1/4, C. C.	22-02104
R71	Resistor Set Item 2 (1 Meg)*	22-38-100
R72	Resistor Set Item 3 (110K)*	22-38-100
R76	Resistor Set Item 5 (1.1K)*	22-38-100
R77, 106	Resistor 10K, 1%, RN55C	22-34100
R80	Resistor 47M 5%, 1/4W. C. C.	22-02476
R81	Resistor Set Item 2 (10.096K)*	22-38-100
R82	Resistor 1M, 1%, RN65C	22-39200
R84	Resistor Set Item 1 (42K)*	22-38-100
R85	Resistor Set Item 4 (37.95K)*	22-38-100

^{*}Must be ordered as part of designated set.

MAIN ASSEMBLY (Cont.)


Symbol	Description	Part No.
•		

R88	Resistor RN55E	FSV
R89	Resistor Set Item 3 (10K)*	22-38-1007-1
R90	Resistor Set Item 2 (10K, 0.01%)*	22-38-1007-2
R91	Resistor Set Item 1 (52K, 0.01%)*	22-38-1007-2
R99	Resistor 3.01K, 1%, RN55D	22-333011
R102	Resistor 1.1K, 1% RN60C	22-371101
R103	Resistor 8.66K, 1%, RN55C	22-348661
R104	Resistor 10.5K, 1%, RN55D	22-331052
R105	Resistor 6.19K 1%, RN55C	22-346191
R108	Resistor 100Ω, 5%, 1/2W. C. C.	22-031019
R111	Resistor 10K 5%, 1/4W. C. C.	22-021039-C
R114	Resistor 47K, 10%, 1/4W. C. C.	22-024739
R120	Resistor 1M 5% 1/4W. C. C.	22-021059
R123	Resistor 47M, 5%, 1/4W. (Opt. FSV)	22-024769
R130	Resistor 3.6K, 5%, 1/4W. C. C.	22-023629
R201	Resistor 1K 5% 1/2W. C. C.	22-031029
R301	Resistor 82K 5% 1/4W. C. C.	22-028239
S1-S7	Switch	B38-1010
T1	Transformer	D36-1094
T2 thru T5	Transformer, Pulse	C36-1056
U1	Switch Module Assy	PL30-1003 (B37-1003)
Y1	Crystal 1MHZ	A38-1012
Z1, 28	I. C. 9937	24-469937
Z2, 20, 22, 31	I. C. 9094	24-469094
Z3, 21	I. C. 9949	24-469949
Z4 thru Z8	I.C. 7490	24-A07490
Z9 thru Z14	I. C. 7475	24-A07475
Z15	I. C. LF356	24-420356
Z16	I. C. 7715	24-427715
Z24, 26, 30	I. C. 9948	24-469948
Z25	I. C. Selected LM308 (A32-3009)	24-420308
Z27	I. C. 7445	24-A07445
Z29	I. C. Selected LM311	24-420311-01
Z32	I. C. 9962	24-469962
Z33	I. C. N5558V	24-405558
Z34	I. C. 7407	24-A07407

^{*}Must be ordered as part of designated set.

DISPLAY ASSEMBLY

Symbol	Description	Part No.
A1 A2 DS1 DS2 DS3 Z1 thru Z6	Res. Network, 2.2K, 14-Pin DIP Res. Network, 15K, 14-Pin DIP Display Display Display I. C. DM8880	22-701002 22-701000 25-210351 25-210352 25-210353 24-A08880



Chapter 6

REFERENCE SCHEMATICS

Figure 6-1	Signal	Conditioning	Schematic	Dwg	35-1027	Sheet	3	(SH3)
------------	--------	--------------	-----------	-----	---------	-------	---	-------

Figure 6-2 A/D Converter Schematic Dwg 35-1027 Sheet 4 (SH4)

Figure 6-3 Counter and Display Schematic Dwg 35 f027 Sheet 1 (SH1)

Figure 6-4 Ranging Schematic Dwg 35-1027 Sheet 2 (SH2)

Figure 6-5 Power Supply Schematic Dwg 35-1027 Sheet 5 (SH5)




Figure 6-1 Signal Conditioning Schematic Dwg 35-1027 Sheet 3




Figure 6-2 A/D Converter Schematic Dwg 35-1027 Sheet 4 (SH4)









Figure 6-4 Ranging Schematic Dwg 35-1027 Sheet 2 (SH2)






Figure 6-5 Power Supply Schematic Dwg 35-1027 Sheet 5 (SH5)

